This can be a Exclusive form of read through cycle implicitly dealt with for the interrupt controller, which returns an interrupt vector. The 32-little bit handle field is dismissed. Just one doable implementation should be to deliver an interrupt admit cycle on an ISA bus using a PCI/ISA bus bridge. https://nathanlabsadvisory.com/blockchain-consulting/